View of A PIPELINED FIXED-POINT FPGA ARCHITECTURE FOR BINARY ANTILOGARITHMIC COMPUTATION USING LEADING-ONE DETECTION AND BIST

Return to Article Details A PIPELINED FIXED-POINT FPGA ARCHITECTURE FOR BINARY ANTILOGARITHMIC COMPUTATION USING LEADING-ONE DETECTION AND BIST Download Download PDF